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A high quality Al2O3 layer is developed to achieve high performance in top-gate MoS2 transistors.
Compared with top-gate MoS2 field effect transistors on a SiO2 layer, the intrinsic mobility and
subthreshold slope were greatly improved in high-k backside layer devices. A forming gas anneal
is found to enhance device performance due to a reduction in the charge trap density of the back-
side dielectric. The major improvements in device performance are ascribed to the forming gas
anneal and the high-k dielectric screening effect of the backside Al2O3 layer. Top-gate devices built
upon these stacks exhibit a near-ideal subthreshold slope of 69mV/dec and a high Y-Function
extracted intrinsic carrier mobility (lo) of 145 cm
2/Vs, indicating a positive influence on top-gate
device performance even without any backside bias. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4995242]
Transition metal dichalcogenides (TMDs) are at the
forefront of research as possible semiconductor channels in
low-power, high-mobility devices.1–4 Molybdenum disulfide
(MoS2), one of the most studied TMDs, is an attractive 2D
material with a thickness dependent band gap that has shown
high device performance in a traditional top-gate field effect
transistor (FET) structure.5–7 Previous studies have shown
high on/off ratios (108), high mobility values (>200 cm2/
Vs), and low subthreshold swing (74mV/dec) for top-gate
MoS2 devices, typically on SiO2.
8 The utilization of SiO2 is
often due to exfoliated MoS2 having a high optical contrast
on SiO2 dielectric, allowing for quicker and easier detection
of flakes. Recent studies have demonstrated the effects of
high-k dielectrics on back-gated transistors with improve-
ments in device performance attributed to the dielectric
screening effect.9–11 However, a dearth of quality capacitance
data to ensure a high-quality dielectric has been reported,
which oftentimes can result in extraction of improper mobility
values due to a high capacitance. Some studies also prefer a
dual gate structure, while others have suggested that there is
an advantage to sweeping only the back gate due to improper
assumptions about top gate capacitance, which has stirred
much debate.12–14 The top gate capacitance is generally
assumed to be between the active device channel and the gate
over channel area, resulting in appropriate mobility extrac-
tion. This study demonstrates the effect of a high quality
annealed Al2O3 backside layer for top gate transistors where
the ION/IOFF ratio is 106, the field effect mobility is
33 cm2/Vs, and the subthreshold slope (SS) is 69mV/dec,
without any back gate bias.
Al2O3 (15 nm) dielectric films were deposited on p-Si
wafers by atomic layer deposition (ALD). Metal-oxide-semi-
conductor capacitors (Metal-Al2O3-Si) were fabricated to
provide a proper understanding of the quality of these films.
By photolithography, top electrodes (Cr/Au, 20/150 nm)
with various areas were fabricated with a lift-off process. A
forming gas (“FG”:5%H2/95%N2) anneal at 400
C at 1 bar
was performed to establish the anneal impact on interface
traps,15 and Al (150 nm) was deposited on the back of the
wafer to reduce the series resistance. For the MoS2 field effect
transistors (FETs), scotch tape was used to mechanically exfo-
liate untreated MoS2 on top of Al2O3. By photolithography,
the source/drain was defined on a few layer MoS2 flake, and
then, Cr/Au (20 nm/150 nm) was deposited by thermal evapo-
ration under high-vacuum (106 mbar), followed by a lift-off
process. This back-gate device was then FG annealed with
pre- and post-anneal I-V measurements. After the post-anneal
measurements, 15min of in-situ UV-ozone functionalization
treatment was performed, and then, 4 nm of HfO2 was depos-
ited at 200 C using an ALD tetrakis-ethylmethylamino haf-
nium (TEMA-Hf)/H2O process.
16 The combination of the FG
anneal and the UV/O3 functionalization of the MoS2 surface
is anticipated to reduce residual, process-induced contamina-
tion from lithography prior to gate dielectric formation.16–18
The final step involved the high-vacuum deposition of a Cr/
Au top gate using the same process as the source/drain, con-
verting the back-gate device into a top-gate 3-terminal FET.
The same fabrication flow was used on devices with a SiO2
backside layer for proper device comparison.
From frequency dependent C-V measurements of Al2O3
MOSCAPs [Figs. 1(a) and 1(b)] ranging from 500Hz to
1MHz, we were able to determine the optimum annealing
temperature to achieve low frequency dispersion in the
depletion region, typically attributed to interface traps (Qit),
and in the accumulation region, typically attributed to the
series resistance (Rs), with the former being the most
impacted by the FG annealing. First, FG anneals at 200 C,
300 C, and 400 C were performed with C-V measurements
done after each anneal. Interface trap density (Dit) extraction
[Fig. 1(c)] using the High-Low Frequency method (see
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supplementary material),19 a technique well suited for MOS
capacitors, shows a significant reduction from the peak Dit of
5.7 1011 cm2 eV1 of pre-annealed Al2O3 to an extremely
low Dit of 2 1010 cm2 eV1 post 400 C anneal. The flat-
band voltage shift (DVFB), typically attributed to a reduction
of fixed oxide charges (Qf), post anneal [Fig. 1(d)] was
another indicator of optimal annealing temperature as any
subsequent anneals after 400 C did not yield any further
shift. While some recent publications claim to have good
dielectric properties, the associated C-V data indicate high
frequency dispersion11 and/or Dit extraction using widely cri-
tiqued methods.20,21 These discrepancies can lead to
improper extraction of device parameters and especially an
overestimation of field effect mobility.
With a high quality Al2O3 backside dielectric layer,
back-gate devices with an MoS2 channel can be used to dem-
onstrate the effect of the FG anneal in terms of device perfor-
mance. Several back-gate FETs were thus fabricated on a
high-k backside layer in order to study the effect of the FG
anneal. While the MoS2 flakes were untreated and therefore
had sulfur vacancies, among other likely defects and impuri-
ties,22,23 the thickness of each flake was 4–5 nm, approxi-
mated using the optical interference contrast method, in
order to keep the variability low. The I-V characteristics of
the devices were measured pre- and post-anneal at 400 C,
with the statistics (8 back-gate FETs) of the ION/IOFF ratio
and SSMIN shown in Fig. 2(a). A favorable trend is shown
with an increase in ION/IOFF and a decrease in SSMIN attrib-
uted to the beneficial effects of the anneal on the Al2O3
layer. With an average ION/IOFF ratio of 103 and SSMIN of
270mV/dec pre-anneal, the devices’ performance greatly
improved with an average ION/IOFF ratio of 106 and SSMIN
of 117mV/dec post-anneal. This increase in performance
can be attributed to not only passivation but also a potential
reduction in impurities at the backside MoS2/Al2O3 inter-
face. In Fig. 2(b), ID-VD indicates a non-linear behavior pre-
anneal and more linear behavior post-anneal, suggesting that
annealing also has a beneficial effect on the contacts, not just
the dielectric, potentially removing the need for sulfur pas-
sivation treatments.24–26 It is noted that with back-gate devi-
ces, proper COX extraction from C-V measurements is nearly
impossible due to the high capacitance resulting from the
FIG. 1. (a) Frequency dependent C-V
before annealing with evidence of high
dispersion and (b) frequency depen-
dent C-V post 400 C FG anneal with a
significant reduction in dispersion. (c)
High-low frequency interface trap den-
sity (Dit) extraction for a range of sub-
sequent anneal temperatures and (d)
the flat-band voltage shift accompany-
ing each subsequent anneal.
FIG. 2. (a) Statistics of back-gated FETs pre- and post-FG anneal in terms
ION/IOFF and SSmin, demonstrating a beneficial trend in device performance
as a result of an effect of the anneal on the high-k backside layer for a total
of 8 devices. (b) ID-VD pre-FG anneal and post-FG anneal shows a beneficial
effect on the contacts with a conversion from non-linear to linear curves.
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large area of the source/drain pads that dwarf the MoS2 gate
channel capacitance, nor would it be appropriate to extract
Dit using the subthreshold slope expression due to the uncer-
tainty in COX and Cbulk.
19,27 With parameters such as the
field effect mobility (lFE) reliant on COX for proper extrac-
tion, the proper device evaluation of the back-gate FET is
limited, especially since its applicability to current CMOS
technology is essentially non-existent. In order to properly
compare the effect of the Al2O3 backside layer on device
performance, a top-gate FET structure is needed.
Conversion from a back-gate to a top-gate device struc-
ture allows continuous evaluation of the same MoS2 chan-
nel,28 especially if it demonstrates high device performance
as a back-gate device. With the backside dielectric layer
already exposed to a 400 C FG anneal, a top-gate HfO2
dielectric was deposited after the MoS2 flake was treated
using a UV-ozone functionalization treatment and a top-gate
(Cr/Au) was deposited under high-vacuum thereafter. Top-
gated devices on a SiO2 layer went through the same process,
and two comparable devices were chosen for characterization.
In Fig. 3(a), the field effect mobility extraction (see supple-
mentary material) for each top-gate device with a peak lFE of
11 cm2 V1s1 for the device on the SiO2 layer and a peak
lFE of 33 cm2V1 s1 for the device on the Al2O3 layer
shows 3 improvement in mobility. Mobility statistics for
several top-gate devices [(Fig. 3(b)] demonstrates a similar
trend across multiple devices (4 for each backside layer). This
indicates that even without any backside bias, the dielectric
layer upon which the top-gate device rests has an effect on its
overall performance.
In order to compensate for the contact resistance, the
extraction of intrinsic carrier mobility, as well as the contact
resistance and threshold voltage, using the Y-Function
Method (see supplementary material) in Fig. 3(c) can be reli-
ably used.29,30 The extracted parameters of the contact resis-
tance (RC) for top-gate devices on SiO2 and Al2O3 layers are
28 kXlm and 24 kXlm, respectively. This may account
for the low drive current of both devices, suggesting that
lowering RC may be able to further enhance the device per-
formance.31 The intrinsic mobilities (lo) for the device with
SiO2 and Al2O3 layers are 38 cm
2 V1 s1 and 145 cm2
V1 s1, respectively, which is 4 higher due to a high-k
backside layer.32 With the observation of the device perfor-
mance enhancement, these results suggest that there is an
advantage in using backside dielectrics for 2D materials
other than the traditional SiO2. The subthreshold slope (SS)
also shows a major improvement with an SSMIN of
154mV/dec for a device on a SiO2 layer and a near-ideal
SSMIN of 69mV/dec, a record high, for a device on a high
quality Al2O3 layer. This indicates that a good choice of a
backside dielectric layer for top-gate MoS2 FETs can pro-
vide high device performance without any backside bias.
Further improvement depends on the quality of the MoS2
flakes/channel, as a reduction in defects and impurities
would also yield a better channel for a device.33
A highly robust Al2O3 back-gate layer for high-k top-
gate MoS2 FETs has substantially improved device perfor-
mance. We were able to reduce the interface trap density
through the use of a forming gas anneal and achieve a near-
ideal subthreshold slope of 69mV/dec, as well as a high
intrinsic carrier mobility of 145 cm2 V1 s1, which is
4 higher than its SiO2 counterpart. The improved device
performance can be attributed to the FG anneal of the MoS2/
Al2O3 interface and the resultant high-k dielectric screening
effect. This study emphasizes the effects of the backside
dielectric layer on top-gate device performance, a significant
component which must to be thoroughly understood in order
to apply TMDs to current CMOS technology.
See supplementary material for the methods used for the
extraction of interface trap density (Dit), subthreshold slope,
and field effect mobility (lFE) and the Y-Function method
FIG. 3. (a) Field effect mobility com-
parison between a top-gate FET on a
pre-annealed Al2O3 layer and an SiO2
layer with the (b) mobility statistics for
the 4 best top-gate FET devices for
each Al2O3 and SiO2 backside layer.
(c) Y-Function extraction for top-gate
devices on Al2O3 and SiO2 with (d)
IDS-VTGS characteristics of devices on
Al2O3 and SiO2, demonstrating an
increase in mobility and a decrease in
SS due to a high-k backside layer with
the inset showing a cross-section of a
top-gate structure.
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for the extraction of intrinsic carrier mobility (lo) and con-
tact resistance (RC), as well as the top-gate device cross-
section and top-view optical image.
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